Map an HDL design onto an FPGA, assign pins and clocks, and program the device. Validate a small design on the board against its simulation and timing requirements.
