Organize multiple processing cores on one chip and divide work among them. Apply speedup laws, identify serial bottlenecks, and reason about shared caches, memory bandwidth, and task placement.
