Course page Home page Home pageNew course

Logic synthesis and physical design | Zoonk

43. Logic synthesis and physical design

Transform register-transfer-level code into gates and a physical layout. Read timing reports and work through synthesis, static timing analysis, clock-tree design, placement, routing, and timing closure.

Computer Architecture

Create this chapter

This chapter is part of the course, but it hasn't been created yet. Create it to see all of its lessons.

Create chapterNBack to courseEsc