Design CMOS inverters, logic gates, storage elements, and standard-cell datapaths at transistor level. Evaluate switching power, leakage, fan-out, timing, noise margins, and physical area.