Follow an ASIC from specification and RTL through verification, synthesis, place-and-route, timing closure, signoff, fabrication, and production testing. Covers design-for-test and the cost of silicon errors.
