31. From RTL to a manufactured chip
Follow the ASIC path from requirements and RTL to synthesis, verification, floorplanning, timing signoff, tapeout, fabrication, packaging, and bring-up. This chapter gives the whole chip-making workflow in one connected pass.